
# Single-Chip 3-Axis Accelerometer QMA6981



The QMA6981 is a single chip three-axis accelerometer. This surface-mount, small sized chip has an integrated acceleration transducer with signal conditioning ASIC, sensing tilt, motion, shock and vibration. It is targeted for applications such as screen rotation, step counting, sleep quality, gaming and personal navigation in mobile and wearable smart devices.

The QMA6981 is based on our state-of-the-art, high resolution single crystal silicon MEMS technology. Along with custom-designed 10-bit ADC ASIC, it offers the advantages of low noise, high accuracy, low power consumption, and offset trimming. The I<sup>2</sup>C serial bus allows for easy interface.



The QMA6981 is in a 2mmx2mmx0.95mm surface mount 12-pin land grid array (LGA) package.

#### **FEATURES**

- 3-Axis Accelerometer in a 2x2x0.95 mm<sup>3</sup> Land Grid Array Package (LGA), guaranteed to operate over a temperature range of -40 °C to +85 °C.
- 10-Bit ADC with low noise accelerometer sensor
- ▶ I<sup>2</sup>C Interface with Standard and Fast modes.
- Built-In Self-Test
- Wide range operation voltage (2.4V To 3.6V) and low power consumption (27-50 A low power conversion current)
- Integrated FIFO with a depth of 32 frames
- RoHS compliant , halogen-free
- Built-in motion algorithm

#### **BENEFIT**


- Small size for highly integrated products.
   Signals have been digitized and factory trimmed.
- High resolution allows for motion and tilt sensing
- High-Speed Interfaces for fast data communications.
- Enables low-cost functionality test after assembly in production
- Automatically maintains sensor's sensitivity under wide operation voltage range and compatible with battery powered applications
- ▶ High Data-Read rate
- Environmental protection and wide applications
- Low power and easy applications including step counting, sleep quality, gaming and personal navigation



Rev: C


# **CONTENTS**

CO	NTENTS		2
1	INTERN	AL SCHEMATIC DIAGRAM	3
	1.1	Internal Schematic Diagram	3
2	SPECIFI	CATIONS AND I/O CHARACTERISTICS	
	2.1	Product Specifications	4
	2.2	Absolute Maximum Ratings	5
	2.3	I/O Characteristics	
3	PACKAG	GE PIN CONFIGURATIONS	
	3.1	Package 3-D View	
	3.2	Package Outlines	6
4	EXTERN	VAL CONNECTION	9
	4.1	Dual Supply Connection	9
	4.2	Single Supply connection	9
5	BASIC D	DEVICE OPERATION	10
	5.1 A	cceleration Sensors	10
	5.2	Power Management	10
	5.3	Power On/Off Time	
	5.4	Communication Bus Interface I <sup>2</sup> C and Its Addresses	11
6	MODES	OF OPERATION	12
	6.1	Modes Transition	12
	6.2	Description of Modes	13
7	Function	s and interrupts	
	7.1	POL_INT	
	7.2	FOB_INT	
	7.3	STEP/STEP_QUIT INT	
	7.4	TAP_INT	
	7.5	LOW-G_INT	
	7.6	HIGH-G_INT	
	7.7	DRDY_INT	
	7.8	FIFO_INT	
	7.9	Interrupt configuration	20
8		MUNICATION PROTOCOL	
	8.1	I <sup>2</sup> C Timings	
	8.2	I <sup>2</sup> C R/W Operation	
9	REGIST		
	9.1	Register Map	
	9.2	Register Definition	25



# 1 INTERNAL SCHEMATIC DIAGRAM

# 1.1 Internal Schematic Diagram





# 2 SPECIFICATIONS AND I/O CHARACTERISTICS

# 2.1 Product Specifications

Table 2. Specifications (\* Tested and specified at 25°C and 3.0V VDD except stated otherwise.)

Parameter	Conditions	Min	Тур	Max	Unit
Supply voltage VDD	VDD, for internal blocks	2.4	3.3	3.6	V
I/O voltage VDDIO	VDDIO, for IO only	1.7		VDD	V
Standby current	VDD and VDDIO on		2		μA
Low power current	BW=500 Hz, ODR=1 Hz		27		μA
Low power current	BW=500 Hz, ODR=10 Hz		29		μA
Low power current	BW=500 Hz, ODR=20 Hz		31		μA
Low power current	BW=500 Hz, ODR=40 Hz		37		μA
Low power current	BW=500 Hz, ODR=100 Hz		50		μA
Full run current	All blocks on, device in run state		220	300	μA
Sleep current	For analog, AFE is off, BG, Transducer and oscillator are on or in low power mode For digital, only counter and FSM are on		55		μA
Deep sleep current	For analog, only BG and oscillator are on For digital, only counter and FSM are on		26		μΑ
BW	Programmable bandwidth		3.9~500		Hz
Data output rate (ODR)	4*BW (ODRH=1)		15.6~2000		Samples /sec
Conversion time	in full speed		1/(4*BW)		ms

From the time when VDD reaches to


Startup time



Rev: C

Parameter	Conditions	Min	Тур	Max	Unit
Cross Axis			4		0/
Sensitivity			l		%








Figure 2. Package View

Table 5. Pin Configurations

PIN	PIN	I/O	Power	TYPE	Function
No.	NAME		Supply		
1	AD0	I	VDDIO	CMOS	LSB of I <sup>2</sup> C address
2	SDA	Ю	VDDIO	CMOS	Serial data for I <sup>2</sup> C
3	VDDIO		VDDIO	Power	Power supply to digital interface
4	RESV0	I	VDDIO	CMOS	Reserved. Float or connect to GND
5	INT1	0	VDDIO	CMOS	Interrupt 1
6	INT2	0	VDDIO	CMOS	Interrupt 2
7	VDD		VDD	Power	Power supply to internal block
8	GNDIO		GND	Power	Ground to digital interface
9	GND		GND	Power	Ground to internal block
10	RESV1	Ю	VDDIO	CMOS	Reserved
11	RESV2	Ю	VDDIO	CMOS	Reserved
12	SCL	1	VDDIO	CMOS	Serial clock for I <sup>2</sup> C

# 3.2 Package Outlines


# **3.2.1 Package Type** LGA (Land Grid Array)

# 3.2.2 Package Outline Drawing:

2.0mm (Length)\*2.0mm (Width)\*0.95mm (Height)




Rev: C




**TOP VIEW** 

**DETAIL A** 



**SIDE VIEW** 



**BOTTOM VIEW** 

**DETAIL B** 



Rev: C

	DIMENSION			DIMENSION			
SYMBOL		(MM)		(inch)			
	MIN.	NØM.	MAX.	MIN.	NOM.	MAX.	
Α	0.90	0.95	1.00	0.035	0.037	0.039	
С	0.16	0.20	0.24	0.006	0.008	0.009	
b	0,20	0.25	0.30	0.008	0.010	0.012	
D	1.95	2.00	2.05	0.077	0.079	0.081	
D1		1.80 BSC	;	C	.071 BS	С	
Ε	1.95	2.00	2.05	0.077	0.079	0.081	
E1	1.80 BSC			C	.071 BS	С	
L	0.225	0.275	0.325	0.010	0.012	0.014	

Figure 3. Package Outline Drawing

# 3.2.3 Marking:

6981 YCCC • SP

Figure 4. Marking Format

Marking Text	Description	Comments	
Line 1	Product Name	"6981" stand for QMA6981	
Line 2	Y: the last digital of year	Lot code: 3 alphanumeric digits, variable to generate mass	
	CCC: lot code	production trace-code	
Line3	P: Part number	P: 1 alphanumeric digit, variable to identify part number	
	S: Sub-con ID	S: 1 alphanumeric digit, variable identify sub-con	
•	Pin 1 identifier		



Rev: C

# **4 EXTERNAL CONNECTION**

#### 4.1 **Dual Supply Connection**




Figure 5. Dual Supply Connection

# 4.2 Single Supply connection




Figure 6. Single Supply Connection

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.



#### 5 BASIC DEVICE OPERATION

#### 5.1 Acceleration Sensors

The QMA6981 acceleration sensor circuit consists of tri-axial sensors and application specific support circuits to measure the acceleration of device. When a DC power supply is applied to the sensor, the sensor converts any accelerating incident in the sensitive axis directions to charge output.

#### 5.2 Power Management

Device has two power supply pins. VDD is the main power supply for all of the internal blocks, including analog and digital. VDDIO is a separate power supply, for digital interface only.

The device contains a power-on-reset generator. It generates reset pulse as power on, which can load the register's default value, for the device to function properly.

To make sure the POR block functions well, we should have such constrains on the timing of VDD and VDDIO.

The device should turn-on both power pins in order to operate properly. When the device is powered on, all registers are reset by POR, then the device transits to the standby mode and waits for further commends.

Table 6 provides references for four power states.

Table 6 Power Stat 3.82 .44us(o)-2.4.5(v52826(e)-.8( )Te6.2(c)3.16.1(a) )-6.2( )6.1( )3.1 g60 388.58 73.92 11.16 ref64.9

1	0V	0V	Device Off, No Power Consumption
2	0V	1.7v~3.6v	Not allowed. User need to make sure that VDDIO is less than VDD. Otherwise, there will be leakage from VDDIO to VDD through internal ESD devices
3	2.4v~3.6v	0	Device Off, Same Current as Standby Mode
4	2.4v~3.6v	1.7v~VDD	Device On, Normal Operation Mode, Enters Standby Mode after POR

Power On/Off Tim-6.8( ) To TT13 1 Tf9.7444 0 0 9.7444 35.04 260.9003 Tm0 Tc0 Tw( ) Tj16.16 supply requires a time period for voltage to ramp up (P\$typically 50 milli-second. However it isnt coby the device. The Power On Reset time period (PORT) includes time to reset all the logics, load value to proper registers, enter the standby mode and get ready for analogy measurements. The power related to the device is in Table 7



Rev: C

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
POR	PORT	Time Period After VDD and			250	μs
Completion		VDDIO at Operating Voltage to				
Time		Ready for I <sup>2</sup> C Commend and				
		Analogy Measurement.				
Power off Voltage	SDV	Voltage that Device Considers to be Power(i)-2ef.224 Tc TD11.9(y f)-7(o)-5276.86 672.2				



Rev: C

#### 6 MODES OF OPERATION

#### 6.1 Modes Transition

QMA6981 has two different operational modes, controlled by register (0x11), MODE\_BIT. The main purpose of these modes is for power management. The modes can be transited from one to another, as shown below, through  $I^2C$  commands. The default mode after power-on is standby mode.




Figure 8. Basic operation flow after power-on

The default mode after power on is standby mode. Through I<sup>2</sup>C instruction, device can switch between standby mode and active mode. With SOFTRESET by writing 0xB6 into register 0x36, all of the registers will get default values. SOFTRESET can be done both in active mode and in standby mode. Also, by writing 1 in NVM\_LOAD (0x33<3>) when device is in active mode, the NVM related image registers will get default value from NVM, however, other registers will keep the values of their own.



Rev: C




Figure 9. The work mode transferring

#### 6.2 Description of Modes

#### 6.2.1 Active Mode

In active mode, there are two states, run state, and sleep state.

#### 6.2.1.1 Sleep State

In sleep state, whole signal chain is off, including analog and digital signal conditioning, and the rest blocks are on.

#### 6.2.1.2 Run State

In run state, the ADC digitizes the charge signals from transducer, and digital signal processor conditions these signals in digital domain, processes the interrupts, and send data to FIFO (accessible through register 0x3F) and Data registers (0x01~0x06). After the signal conditioning, the signal chain will be off and device enters back into sleep state, leaves timer and FSM on. Also in sleep state, reference and power blocks are on.

This mode can also be called as power cycling. The power cycling duty is configurable through state registers SLEEP\_DUR (0x11<3:0>). Device can enter into active mode by setting MODE\_BIT (0x11<7>) to logic 1. Besides the power cycling, device can also be configured as FULLRUN, by setting SLEEP\_DUR=0000b. In this setting, no sleep state in the active mode, and device consumes most power, deliver the data most frequently.

#### 6.2.2 Standby Mode

In standby mode, most of the blocks are off, while device is ready for access through I<sup>2</sup>C. Standby mode is the default mode after power on or soft reset. Device can enter into this mode by set the soft reset register (0x36) to 0xB6 or set the MODE\_BIT (0x11<7>) to logic 0.

Besides the above two modes, the device also contains NVM loading state. This state is used to reset the value of the NVM related image registers. There are two bits related to this state. When NVM\_LOAD (0x33<3>) is set to 1, NVM loading starts. When the device is in NVM loading state, NVM\_RDY (0x33<2>) is set to logic 0 by device. After NVM loading is finished, NVM\_RDY (0x33<2>) is set back to logic 1 by device, and NVM\_LOAD is reset to 0



Rev: C

# 7 Functions and interrupts

ASIC support interrupts, such as POL\_INT, FOB\_INT, STEP\_INT, TAP\_INT, LOW-G, HIGH-G, DRDY\_INT, and FIFO\_INT.

#### 7.1 POL INT

The POL\_INT stands for Portrait or Landscape interrupt. It responds to the device in portrait direction or landscape direction. It includes 4 different event types, left, right, up and down events. The different type event stored and can be read from register ORIENT (0x0D<2:0>).

POLA(0x0D<2:0>)	Left	Right	Down	Up	comments
000	0	0	0	0	unknown
001	1	0	0	0	Left/Landscape
010	0	1	0	0	Right/Landscape
101	0	0	1	0	Down/portrait
110	0	0	0	1	Up/portrait

All different events can be detected by comparing the threshold set by register  $UD_X_TH(0x2D)$ ,  $RL_Y_TH(0x2F)$  with the sensor data , also have dependency on comparing result between the Z sensor readings and the register  $UD_Z_TH(0x2C)$  and  $RL_Z_TH(0x2E)$ . Hysteresis can be introduced to the angle by decreasing a small offset for the threshold registers. All angle data inside the Hysteresis area will be regarded as unknown status in the orient status register (0x0D<2:0>).

Below Table shows the condition four kinds of orient events generation, the default threshold for X, Y is set to 40 degrees

Event	X		Υ		Z
Up	X >UD_X_TH	X <0			Z  <ud_z_th< th=""></ud_z_th<>
Down	X >UD_X_TH	X >0			Z  <ud_z_th< th=""></ud_z_th<>
Right			Y >RL_Y_TH	Y <0	Z  <rl_z_th< th=""></rl_z_th<>
Left			Y >RL_Y_TH	Y >0	Z  <rl_z_th< th=""></rl_z_th<>

For the registers settings, all the orient events threshold 1 LSB bit stand for 3.9mg. For Z axis, it is 8-bit signed 2's complement number ranged from 0.3g to 1.29g, default value 0 as stands for 0.8g. X, Y axis are unsigned data, default value A4 stands for 640mg which angel be regards as 40 degree ,there will be around 10 degree dead band left. The degree value for event can be calculated by the equal asin(0.0039\*UD\_X\_TH) or asin(0.0039\*RL\_Y\_TH).

The related interrupt status bit is ORIENT\_INT (0x0A<6>). When the POL status changes the value of ORIENT\_INT will be set to logic 1, and this will be cleared after the interrupt status register is read by user. ORIENT\_EN (0x16<6>) is the enable bit for the POL\_INT. Also, to get this interrupt on PIN\_INT1 and/or PIN\_INT2, we need to set INT1\_ORIENT (0x19<6>) or INT2\_ORIENT (0x1B<6>) to logic 1, to map the internal interrupt to the interrupt PINs.

#### **7.2 FOB INT**

The Front/back event can be detected by comparing Z axis data with a low g value, ranged from 0.1g to 0.6g, which is defined by FB Z TH(0x30<6:0>). The comparing condition shows below:

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	14 / 34
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------



Rev: C

Event	Χ	Y	Z
Front			Z >FB_TH Z>0
Back			Z >FB_TH Z<0

The 2 different type events are stored and can be read from register ORIENT (0x0D<4:3>)

FOB(0x0D<4:3>)	status
00	unknown
01	Front
10	Back
11	Reserved

Angle between the Z-axis and g can have the relationship:

 $Acc_Z=1g * cos(theta).$ 

Each threshold will introduce a dark area, which the Front/Back status cannot be recognized, the dark area angel is +/- (90-theta).

When the threshold register value is 0x00, the default value stands for 0.1g, and 1 LSB is 3.91mg. The minimum angel between sensor and g direction should be 84 degree, so the dark area should be  $\pm$ -6 degree. When the value is 0x7F, the dark area should be  $\pm$ -37 degree.

The related interrupt status bit is FOB\_INT (0x0A<7>). When the FOB status changed, the value of FOB\_INT will be set to logic 1, and this will be cleared after the interrupt status register is read by user. FOB\_EN (0x16<7>) is the enable bit for the FOB\_INT. Also, to get this interrupt on PIN\_INT1 and/or PIN\_INT2, we need to set INT1\_FOB (0x19<7>) or INT2\_FOB (0x1B<7>) to logic 1, to map the interrupt to the interrupt PINs.

#### 7.3 STEP/STEP\_QUIT INT

The STEP/STEP\_QUIT detect that the user is entering/exiting step mode. When the user enter into step mode, at least one axis sensor data will vary periodically, by numbering the variation periods the step counter can be calculated.




Figure 10. STEP/STEP\_QUIT

Median data (max+min) /2 is called dynamic threshold, the max and min data can be updated by certainly samples, the sample number can be set by register STEP\_SAMPLE\_CNT (0x12<4:0>). When the sensor data decreasing (or increasing) through the dynamic threshold, a user run step is detected.

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.

مهر	QMA6981 Datasheet	Rev: C
-----	----------------------	--------




Figure 11. Timing of tap detection

The parameters TAP\_SHOCK (0x2A<6>) and TAP\_QUIET (0x2A<7>) are affected in both single tap and double tap detection, while TAP\_DUR (0x2A<2:0>) is affected in double tap detection only. Within the duration of TAP\_SHOCK, any slope exceeding TAP\_TH (0x2B<4:0>) after the first event will be ignored. Contrary to this, within duration of TAP\_QUIET, no slope exceeding TAP\_TH must occur; otherwise the first event will be cancelled. A single tap interrupt is generated after the combined duration of TAP\_SHOCK and TAP\_QUIET. The interrupt is cleared after a delay of 12.5ms.

A double tap interrupt is generated if an event fulfilling the conditions for a single tap occurs within the duration defined by TAP\_DUR after the completion of the first tap event. The interrupt is cleared after a delay of 12.5ms. For each of parameter TAP\_SHOCK and TAP\_QUIET two values are selectable. By writing '0' ('1') to bit TAP\_SHOCK, the duration of TAP\_SHOCK is set to 50ms (75ms). By writing '0' ('1') to bit TAP\_QUIET, the duration of TAP\_QUIET is set to 30ms (20ms).

The duration of TAP\_DUR can be set by TAP\_DUR bits:

TAP_DUR	Duration of TAP_DUR
000	50ms
001	100ms
010	150ms
011	200ms
100	250ms
101	375ms
110	500ms
111	700ms

The axis which triggered the interrupt is indicated by bits TAP\_FIRST\_X (0x0C<4>), TAP\_FIRST\_Y (0x0C<5>), and HIGH\_FIRST\_Z (0x0C<6>). The bit corresponding to the triggering axis contains a '1' while the other bits hold a '0'. These bits hold until new interrupt is triggered.

The sign of the triggering acceleration is stored in bit TAP\_SIGN (0x0C<7>). If the (0x0C) HIGH\_SIGN = '0' ('1'), the sign is positive (negative). This bit holds until a new interrupt is triggered.

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	17 / 34
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------



Rev: C

#### 7.5 LOW-G INT

The low-g interrupt is based on the comparison of acceleration data against a low-g threshold for the detection of free-fall.

The low-g interrupt is enabled (disabled) by writing logic '1' ('0') to bits LOW\_EN (0x17<3>). There are two modes available, 'single' mode and 'sum' mode. In 'single' mode, the acceleration of each axis is compared with the threshold; in 'sum' mode, the sum of absolute value of all accelerations acc\_x + acc\_y + acc\_z is compared with the threshold. The mode is selected by the contents of the LOW\_MODE bit (0x24<2>): '0' means 'single' mode, '1' means 'sum' mode.

The low-g threshold is set through the LOW\_TH (0x23<7:0>) register. 1 LSB of LOW\_TH always corresponds to an acceleration of 7.8mg (increment is independent from g-range setting).

A hysteresis can be set with the LOW\_HYST bits (0x24<1:0>). 1 LSB of LOW\_HYST always corresponds to an acceleration of 125mg (as well, increment is independent from g-range setting).

The low-g interrupt is generated if the absolute values of the acceleration of all axes ('and' relation, in case of 'single' mode) or their sum (in case of 'sum' mode) are lower than the threshold for at least the time defined by the LOW\_DUR (0x22<7:0>) register. The interrupt is reset if the absolute value of the acceleration of at least one axis ('or' relation, in case of 'single' mode) or the sum of absolute values (in case of 'sum' mode) is higher than the threshold plus the hysteresis for at least one data acquisition. The relation between the content of LOW\_DUR and the actual delay of the interrupt generation is delay = [LOW\_DUR+1]\*2ms. The interrupt status is stored in bit LOW\_INT (0x0B<3>).

#### 7.6 HIGH-G\_INT

The high-g interrupt is based on the comparison of acceleration data against a high-g threshold for the detection of shock or other high-acceleration events.

The high-g interrupt is enabled (disabled) per axis by writing logic '1' ('0') to bits HIGH\_EN\_X (0x17<0>), HIGH\_EN\_Y (0x17<1>), and HIGH\_EN\_Z (0x17<2>), respectively. The high-g threshold is set through the HIGH\_TH (0x26<7:0>) register. The meaning of an LSB of HIGH\_TH depends on the selected g-range: it corresponds to 7.8mg in 2g-range (15.6mg in 4g-range, 31.2mg in 8g-range).

A hysteresis can be set with the HIGH\_HYST bits (0x24<7:6>). Analogously to the HIGH\_TH, the meaning of an LSB of HIGH\_HYST depends on the selected g-range: it corresponds to 125mg in 2g-range (250mg in 4g-range, 500mg in 8g-range).

The high-g interrupt is generated if the absolute value of the acceleration data of at least one of the enabled axes ('or' relation) is higher than the threshold for at least the time defined by the HIGH\_DUR register (0x25<7:0>). The interrupt is reset if the absolute value of the acceleration of all enabled axes ('and' relation) is lower than the threshold minus the hysteresis. The relation between the content of HIGH\_DUR and the actual delay of the interrupt generation is delay =  $[HIGH_DUR+1]^*2ms$ .

The interrupt status is stored in bit HIGH\_INT (0x0B<2>). The axis which triggered the interrupt is indicated by bits HIGH\_FIRST\_X (0x0C<0>), HIGH\_FIRST\_Y (0x0C<1>), and HIGH\_FIRST\_Z (0x0C<2>). The bit corresponding to the triggering axis contains a '1' while the other bits hold a '0'. These bits hold until new interrupt is triggered. The sign of the triggering acceleration is stored in bit HIGH\_SIGN (0x0C<3>). If the (0x0C) HIGH\_SIGN = '0' ('1'), the sign is positive (negative). This bit holds until new interrupt is triggered.

#### 7.7 DRDY INT

The width of the acceleration data is 10 bits, in two's complement representation. The data of each axis is split into 2 parts, the MSB part (one byte contains bit 9 to bit 2) and the LSB part (one byte contains bit 1 to bit 0). Reading data should start with LSB part. When user is reading the LSB byte of data, to ensure the integrity of the acceleration data, the content of MSB can be locked, by setting SHADOW\_DIS (0x21<6>) to logic 0. This lock function can be disabled by setting SHADOW\_DIS to logic 1. Without lock, the MSB and LSB content will be updated by new value immediately. The bit NEW\_DATA in the LSB byte is the flag of the new data. If new data is updated, this NEW\_DATA flag will be 1, and will be cleared when corresponding MSB or LSB is read by user.

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.



Rev: C

Also, the user should note that even with SHADOW\_DIS=0, the data of 3 axes are not guaranteed from the same time point. If the user need all of the 3 axes data from the same time point, please use FIFO. For detailed information, the user can refer to 6.8.

If SLEEP\_DUR is set to be 0000, then the data can be filtered by low-pass filter, with bandwidth is set by BW (0x10<4:0>). If SLEEP\_DUR is set to be other values, the data also can be averaged in different way (set by BW). In any conditions, the data stored in data registers are offset-compensated.

The device supports four different acceleration measurement ranges. The range is setting through RANGE

(0x0F<3:0>), and the details as following:

RANGE	Acceleration range	Resolution
0001	2g	3.9mg/LSB
0010	4g	7.8mg/LSB
0100	8g	15.6mg/LSB
Others	2g	3.9mg/LSB

The interrupt for the new data serves for the synchronous data reading for the host. It is generated after storing a new value of z-axis acceleration data into data register. This interrupt will be cleared automatically when the next data conversion cycle starts, when SLEEP\_DUR is not set to 0000b. When device is in full run (SLEEP\_DUR=0000), the interrupt will be effective about 128us, and automatically cleared. The interrupt mode for the new data is fixed to be non-latched.

#### 7.8 FIFO\_INT

The device has integrated FIFO memory, capable of storing up to 32 frames, with each frame contains three 10 bits words, for acceleration data of x, y, and z axis. All of the 3 axes' acceleration is sampled at same point in time line.

The FIFO can be configured as three modes, FIFO mode, STREAM mode, and BYPASS mode. FIFO mode.

In FIFO mode, the acceleration data of selected axes are stored in the buffer memory. If enabled, a watermark interrupt can be triggered when the buffer filled up to the defined level. The buffer will continuously be filled until the fill level reaches to 32. When the buffer is full, data collection stops, and the new data will be ignored. Also, FIFO\_FULL interrupt will be triggered when enabled.

#### STREAM mode

In STREAM mode, the acceleration data of selected axes will be stored into the buffer until the buffer is full. The buffer's depth is 31 now. When the buffer is full, data collection continues, and the oldest data is discarded. If enabled, a watermark interrupt will be triggered when the fill level reached to the defined level. Also, when buffer is full, FIFO\_FULL interrupt will be triggered if enabled. If any old data is discarded, the FIFO\_OR (0x0E<7>) will be set to be logic 1.

#### BYPASS mode

In BYPASS mode, only the current acceleration data of selected axes can be read out from the FIFO. The FIFO acts like the STREAM mode with a depth of 1. Compare to reading directly from data register, this mode has the advantage of ensuring the package of xyz data are from same point of time line. The data registers are updated sequentially and have chance for the xyz data sampled in different time. Also, if any old data is discarded, the FIFO\_OR will be set to be logic 1, similar as that in stream mode.

The FIFO mode can be configured by setting FIFO\_MODE (0x3E<7:6>).

FIFO_MODE	Mode
00	BYPASS
01	FIFO
10	STREAM
11	FIFO



Rev: C

User can select the acceleration data of which axes to be stored in the FIFO. This configuration can be done by setting FIFO\_CH (0x3E<1:0>), where '00b' for x-, y-, and z-axis, '01b' for x-axis only, '10b' for y-axis only, '11b' for z-axis only.

If all the 3 axes data are selected, the format of data read from 0x3F is as follows

XLSB	XMSB	YLSB	YMSB	ZLSB	ZMSB

These comprise one frame

If only one axis is enabled, the format of data read from 0x3F is as follows

YLSB	YMSB
------	------

These comprise one frame

If the frame is not read completely, the remaining parts of the frame will be discarded.

If the FIFO is read beyond the FIFO fill level, all zeroes will be read out.

FIFO\_FRAME\_COUNTER (0x0E<6:0>) reflects the current fill level of the buffer. If additional data frames are written into the buffer when the FIFO is full (in Stream mode or Bypass mode), then, FIFO\_OR (0x0E<7>) is set to 1. This FIFO\_OR can be considered as flag of discarding old data.

When a write access to one of the FIFO configuration registers (0x3E) or (0x31) occurs, the FIFO buffer will be cleared, the FIFO fill level indication register FIFO\_FRAME\_COUNTER (0x0E<6:0>) will be cleared, and the FIFO\_OR (0x0E<7>) will be cleared.

As mentioned, FIFO controller contains two interrupts, FIFO\_FULL interrupt, and watermark interrupt. These two interrupts are functional in all the FIFO operating modes.

The watermark interrupt is triggered when the fill level of buffer reached to the level that is defined by register FIFO\_WM\_TRIGGER (0x31<5:0>), if the interrupt is enabled by setting INT\_FWM\_EN (0x17<6>) to logic 1 and INT1\_FWM (0x1A<1>) or INT2\_FWM (0x1A<6>) is set.

The FIFO FULL interrupt is triggered when the buffer has been fully filled. In FIFO mode-0(rrup)-tgboa.4(ill)-7.ows.



Rev: C

In latched mode, the clearings of the interrupt status and selected pin are determined by INT\_RD\_CLR (0x21<7>). If INT\_RD\_CLR=0, read operation to the INT\_STAT will clear the interrupt and the selected pin. If INT\_RD\_CLR=1, any read operation to the device will clear the interrupt and the selected pin.

If the condition for trigging the interrupt still holds, the interrupt status will be set again with the next change of the data registers.

Mapping the interrupt pins can be set by INT\_MAP (0x19~0x1B).

The electrical interrupt pins can be set in INT\_PIN\_CONF (0x20<3:0>). The active logic level can be set to 1 or 0, and the interrupt pin can be set to open-drain or push-pull.

If the interrupt mode is configured as latched mode, the interrupt can also be cleared by  $I^2C$  reading any of the interrupt status register (0x09 ~ 0x0c).



# 8 I<sup>2</sup>C COMMUNICATION PROTOCOL

# 8.1 I<sup>2</sup>C Timings

Table 9 and Figure 12 describe the I<sup>2</sup>C communication protocol times

Table 9. I<sup>2</sup>C Timings

Parameter Symbol Condition Min.



Rev: C

NACK: If the receiver doesn't pull down the SDA line during the high period of the acknowledge clock cycle, it's recognized as NACK by the transmitter.

#### 8.2.3 I<sup>2</sup>C Write

I<sup>2</sup>C write sequence begins with start condition generated by master followed by 7 bits slave address and a write bit (R/W=0). The slave sends an acknowledge bit (ACK=0) and releases the bus. The master sends the one byte register address. The slave again acknowledges the transmission and waits for 8 bits data which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

Table 11. I<sup>2</sup>C Write


ST	Slave Address	R W	SΑ	Re	_	er Ad 0x11)	dres	ss	SΑ			Dat (0x8				۶,	S
ART	0 0 1 0 0 1 0	0	ĆX	0 0	0	1 0	0	0	1 6	1 (	0 0	0	0 0	0	0	CK	<del>-</del> ОР

#### 8.2.4 I<sup>2</sup>C Read

 $I^2C$  write sequence consists of a one-byte  $I^2C$  write phase followed by the  $I^2C$  read phase. A start condition must be generated between two phase. The  $I^2C$  write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (R/W=1). Then master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACK = 0) to enable further data transfer. A NACK from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission.

The register address is automatically incremented and more than one byte can be sequentially read out. Once a new data read transmission starts, the start address will be set to the register address specified in the current I<sup>2</sup>C write command.

Table 12. I<sup>2</sup>C Read





Rev: C

Table 13. Register Map

O-OE		ELEO DATA .7.	^							ъ	$\sim$		
Ox3F		FI FO_DATA<7:			1	T	1				00		
Ox3E	FI FO_CONF	FI FO_MODE<1:	0>					FI FO_CHk1: 0>			00		
Ox3D		GAI N_Z<7: 0>									MM		
Ox3C		GAI N_Y<7: 0>								RW	MM		
Ox3B		GAI N_X<7: 0>								RW	MM		
Ox3A		OFFSET_Z<7: 0	>							RW	MM		
0x39		OFFSET Y<7: 0									MM		
0x38		OFFSET_X<7: 0									NM		
	I MAGE	OFFSET X<10:			CAT	N_Z<9: 8>	1	FFSET_Y<10: 8>			NM		
					GAI.	N_ZK9. 6>		FF3E1_1<10. 0>					
0x36	SOFT_RESET	SOFTRESET: 0	XBO					1			00		
0x35											$\infty$		
0x34											$\infty$		
0x33	NM_CFG					NVM_LOAD	NVM_RDY	NVM_PROG		RW	04		
0x32	Sel fTest	SELFTEST_BIT				Si ngl eEn_St ep	SELFTEST_SI GN	SELFTEST_AXI S	<1: 0>	RW	$\infty$		
0x31	FI FO_VM			FI FO_WIMK_LVL<5:	0>	-				RW	$\infty$		
0x30		ORIENT DB DI				FB_Z_THk6: 0>				RW	00		
0x2F			•		RI. V	′_THk7: 0>					A4		
Ox2E		N, Z, T1k7: 0>											
0x2D		UD_X TH:7: 0>											
	4D/6D	<u>₩ X IH / /                               </u>											
Ox2C	4L/ 0D												
0x2B	TAD	TAD GTTT	MAD CIPOWY	1	TAP_THk4: 0>		IMAD DVD C C				OA OA		
	TAP	TAP_QUIET	TAP_SHOCK	l .			TAP_DUR<2: 0>			2011	04		
0x29						ST_Z<7: 0>					00		
0x28		OS_CLST_Y<7: 0>											
0x27	OS_CUST	OS CIST_%-7: 0>											
0x26		HI CH_TH: 7: 0>								RW	$\infty$		
0x25		HI CH_DUR<7: 0									OF		
0x24		HI CH HYST<1:				1	LOWMODE	LOWHYST<1: 0>			81		
0x23		LOWTH 7: 0>	<u> </u>	l	l.		ILONIMADE	LOVIIIDINI. O			30		
	IC III-C												
		LOW DUR< 7: 0>	arm parting a								09		
	INT_LATCH	INT_RD_CLR	SHADOW DIS	I NT_PULSE					LATCH_INT		00		
	INT_PIN_CONF					INT2_CD	I NT2_LVL		I NT1_LVL		05		
Ox1F					(_B<5: 0>			STEP_M SMATCH	<u>L</u> B<1: 0>		00		
Ox1E				VALLE	<u>:Y_B&lt;5: 0&gt;</u>						00		
Ox1D										RW	FF		
Ox1C			INT2_FVM	I NT2_FFULL	I NT2_DATA	I NT2_LOW	I NT2_HI CH			RW	00		
Ox1B		I NT2_FOB	I NT2_CRI ENT		I NT2_D_TAP	I NI2_STEP	I NI'2_STEP_QUI T	INT2 STEP INS	IMI.		00		
Ox1A			INT1 FVM		INTI DATA	INT1 LOW	INT1 HIGH				00		
	INT MAP	I NT1_FOB	I NT1_ORI ENT	I NT1_S_TAP	I NT1_D_TAP	I NT1_STEP	I NT1_STEP_QUI T	INTI CTED INC	TMT		00		
		INII_FCB				IIIII_SIEF	IIVII_SIEF_OUI	INII_SIEF_UO	INIL		00		
	I NT_SRC		INT_SRC_STEP		INT_SRC_TAP	LOWEN	TROTT TALE	TE CEL ENLY	TE CIT IN IN				
0x17			INT_FVM_EN		DATA_EN	LOWEN	HIGH EN Z		HIGH EN X		00		
	INT_EN	FOB_EN	CRI ENT_EN	S_TAP_EN	D_TAP_EN	STEP_EN	STEP_QUIT_EN	STEP_UNSI MI LA	K_EN		00 00		
0x15					STEP_TI ME_UP<7: 0>								
0x14						ME_LOW:7: 0>					00		
	STEP_CONF	STEP_CLR			S	TEP_PRECISION<6: 0>				RW RW	$\infty$		
0x12		STEP_START			STEP_SAMPLE_COUNT<4: 0>								
	POMER_MODE	MODE_BIT	RESV	PRESET<		SLEEP_DUR<3: 0>					$\infty$		
0x10				ODRH			BW:4: 0>				00		
	FULL SCALE					RANCE<3: 0>	J112 V				00		
		FI FO_OR	FI FO_FRAME_CO	I MITED A O		A S					$\infty$		
				CTATEIX O' OS	75.	OD -1 - O-	1	ODI ENTE O					
OxOD		STEP_CNT_OVE		MAD DE DOM **		OB<1: 0>	11 (01 TI DOD -	ORI ENT<2: 0>	TT (TT TV TV TV T		00		
0x0C		TAP_SI GN	TAP_FIRST_Z	TAP_FI RST_Y		HI CH_SI CN		HICH_FIRST_Y	HIGH_FIRST_X		00		
OxOB			FIFO_WM_INT	FI FO_FULL_I NT	DATA_I NT	LOW I NT	HIGH_INT				00		
OxOA	I NT_STATUS	FOB_I NT	CRI ENT_I NT	S_TAP_I NT	D_TAP_I NT	STEP_I NT	STEP_QUIT_INT	STEP_UNSI MI LA	R		$\infty$		
											FF		
0x09			· · · · · · · · · · · · · · · · · · ·		STEP	CNT<15: 8>				R	$\infty$		
0x09 0x08					STEP_CNT<7: 0>								
0x08	STEP_CNT				SIEP	SIEF_UVIS7: UP							
0x08 0x07	STEP_CNI	ACC Z<9: 2>			STEP	_4411.02				R	000		
0x08 0x07 0x06	STEP_CNT	ACC_Z<9: 2>		<u> </u>	STEP		l		NEWDATA 7		00 00		
0x08 0x07 0x06 0x05	STEP_CNT	ACC_Z<1: 0>			STEP.				NEW DATA_Z	R	$\infty$		
0x08 0x07 0x06 0x05 0x04	STEP_CNT	ACC_Z<1: 0> ACC_Y<9: 2>			SIEP					R R	00 00		
0x08 0x07 0x06 0x05 0x04 0x03	STEP_ONT	ACC_Z<1: 0> ACC_Y<9: 2> ACC_Y<1: 0>			SIEP	Musin W			NEW DATA_Z NEW DATA_Y	R R R	00 00		
0x08 0x07 0x06 0x05 0x04 0x03 0x02		ACC_Y<9: 2> ACC_Y<9: 2> ACC_Y<1: 0> ACC_X<9: 2>			SIEP				NEW_DATA_Y	R R R	00 00 00		
0x08 0x07 0x06 0x05 0x04 0x03 0x02 0x01	DATA	ACC_Z<1: 0> ACC_Y<9: 2> ACC_Y<1: 0>								R R R R	(X) (X) (X) (X) (X) (X) (X) (X) (X) (X)		
0x08 0x07 0x06 0x05 0x04 0x03 0x02 0x01		ACC_Y<9: 2> ACC_Y<9: 2> ACC_Y<1: 0> ACC_X<9: 2>		CHP		te the product vers	l si on		NEW_DATA_Y	R R R	00 00 00 00 00		



Rev: C

# 9.2 Register Definition

Register 0x00 (CHIP ID)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
Device ID								RW	0xBX

This register is used to identify the device

r togiotor ont	3. 07.02 (2)	<u> </u>							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default



Rev: C

FIFO\_WM\_INT: 1, FIFO watermark interrupt active 0, FIFO watermark interrupt inactive

FIFO\_FULL\_INT: 1, FIFO full interrupt active 0, FIFO full interrupt inactive DATA\_INT: 1, data ready interrupt active

0, data ready interrupt inactive

LOW\_INT: 1, low-g interrupt active 0, low-g interrupt inactive

HIGH\_INT: 1, high-g interrupt active 0, high-g interrupt inactive

Register 0x0c (INT\_STAT2)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
TAP_SIG	TAP_FIR	TAP_FIR	TAP_FIR	HIGH_SI	HIGH_FI	HIGH_FI	HIGH_FI	R	0x00
N	ST_Z	ST_Y	ST_X	GN	RST_Z	RST_Y	RST_X		

TAP\_SIGN: 1, sign of tap triggering is negative

TAP\_FIRST\_Z:

1, tap interrupt is triggered by Z axis
0, tap interrupt is not triggered by Z axis
1, tap interrupt is not triggered by Z axis
1, tap interrupt is triggered by Y axis
0, tap interrupt is not triggered by Y axis
1, tap interrupt is not triggered by Y axis
1, tap interrupt is triggered by X axis
0, tap interrupt is not triggered by X axis
0, tap interrupt is not triggered by X axis

HIGH\_SIGN:

1, sign of high-g triggering signal is negative
0, sign of high-g triggering signal is positive

HIGH\_FIRST\_Z: 1, high-g interrupt is triggered by Z axis 0, high-g interrupt is not triggered by Z axis HIGH\_FIRST\_Y: 1, high-g interrupt is triggered by Y axis

0, high-g interrupt is not triggered by Y axis HIGH\_FIRST\_X: 1, high-g interrupt is triggered by X axis

0, high-g interrupt is triggered by X axis

Register 0x0d (INT\_STAT3)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
STEP_CN			FOB<1:0>		ORIENT<2:	0>		R	0x00
T_OVFL									

STEP\_CNT\_OVFL: 1, step counter is over-flowed

0, step counter is not over-flowed

FOB<1:0>: 00, device is in unknown orientation

01, device is in front orientation 10, device is in back orientation

11, reserved

ORIENT<2:0>: 000, device is in unknown orientation

001, device is in left orientation 010, device is in right orientation

011, reserved 100, reserved

101, device is in down orientation 110, device is in up orientation

111, reserved

Register 0x0e (FIFO STATE)

- 4										
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
	FIFO OR	FIFO FRAN	/F COUNT<	3.0>					R	0x00

FIFO\_OR: 1, FIFO over run occurred 0, FIFO over run not occurred

FIFO\_FRAME\_COUNT<6:0>:

Fill level of FIFO buffer. An empty FIFO corresponds to 0x00. The frame counter can be cleared by reading out all of the frames, or by writing register 0x3e (FIFO\_CFG1) or 0x31.

Register 0x0f (RANGE)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W RW	Default
				RANGE<3:0	RANGE<3:0>				0x00

RANGE<3:0>: set the full scale of the accelerometer. Setting as following

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	26 / 34
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------



**Rev:** C

Register 0x10 (BW)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
		ODRH	BW<4:0>					RW	0x00

ODRH:

1, higher output data rate, ODR = 4\*F\_BW
0, lower output data rate, ODR = 2\*F\_BW
bandwidth setting, as following

BW<4:0>:

Register 0x11 (POWER)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
MODE_BI	RESV	PRESET<1:	:0>	SLEEP_DUR<3:0>				RW	0x00
T									

MODE\_BIT:

1, set device into active mode 0, set device into standby mode User should set this bit to 1.

RESV:





Rev: C

INT1_FO   INT1_ORI   INT1_S_T   INT1_D_T   INT1_ST   INT1_ST   INT1_ST   RW	Default	R/W	Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7
	0x00	RW		11411 [-51	11/11/21		IN I 1_D_I			INT1_FO
B ENT AP EP EP_QUIT EP_UNST					EP_QUIT	EP	AP	AP	ENT	В

INT1\_FOB: 1, map FOB interrupt to INT1 pin

0, not map FOB interrupt to INT1 pin INT1\_ORIENT: 1, map ORIENT interrupt to INT1 pin

0, not map ORIENT interrupt to INT1 pin

INT1\_S\_TAP: 1, map single tap interrupt to INT1 pin 0, not map single tap interrupt to INT1 pin

INT1\_D\_TAP:

1, map double tap interrupt to INT1 pin
0, not map double tap interrupt to INT1 pin
INT1\_STEP:

1, map step valid interrupt to INT1 pin

0, not map step valid interrupt to INT1 pin
INT1\_STEP\_QUIT: 1, map step quit interrupt to INT1 pin

INT1\_STEP\_QUIT: 1, map step quit interrupt to INT1 pin 0, not map step quit interrupt to INT1 pin

INT1\_STEP\_UNSIMILAR:

1, map step unsimilar interrupt to INT1 pin

0, not map step unsimilar interrupt to INT1 pin

Register 0x1a (INT\_MAP1)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
	INT1_FW	INT1_FF	INT1_DA	INT1_LO	INT1_HIG			RW	0x00
	М	UH	TA	W	Hs				

INT1\_FWM: 1, map FIFO watermark interrupt to INT1 pin

0, not map FIFO watermark interrupt to INT1 pin

INT1\_FFULL:

1, map FIFO full interrupt to INT1 pin
0, not map FIFO full interrupt to INT1 pin
INT1\_DATA:

1, map data ready interrupt to INT1 pin
0, not map data ready interrupt to INT1 pin
INT1\_LOW:

1, map low-g interrupt to INT1 pin

0, not map low-g interrupt to INT1 pin INT1\_HIGH: 1, map high-g interrupt to INT1 pin

0, not map high-g interrupt to INT1 pin

Register 0x1B (INT\_MAP2)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
INT2_FOB	INT2_	INT2_S	INT2_D_	INT2_	INT2_STEP	INT2_STEP_		RW	0x00
	ORIENT	TAP	TAP	STEP	QUIT	UNSIMII AR			

INT2\_FOB: 1, map FOB interrupt to INT2 pin

0, not map FOB interrupt to INT2 pin
INT2\_ORIENT: 1, map ORIENT interrupt to INT2 pin
0, not map ORIENT interrupt to INT2 pin
INT2\_S\_TAP: 1, map single tap interrupt to INT2 pin
0, not map single tap interrupt to INT2 pin
1, map double tap interrupt to INT2 pin
0, not map double tap interrupt to INT2 pin
0, not map double tap interrupt to INT2 pin

INT2\_STEP: 1, map step valid interrupt to INT2 pin 0, not map step valid interrupt to INT2 pin

INT2\_STEP\_QUIT: 1, map step quit interrupt to INT2 pin

0, not map step quit interrupt to INT2 pin

INT2\_STEP\_UNSIMILAR:

1, map step unsimilar interrupt to INT2 pin 0, not map step unsimilar interrupt to INT2 pin

Register 0x1c (INT\_MAP3)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
I		INT2_FW	INT2_FUL	INT2_DA	INT1_ST	INT2_LO	INT2_HIG		RW	0x00
١		M	L	TA	EP	W	Н			

INT2\_FWM: 1, map FIFO watermark interrupt to INT2 pin

0, not map FIFO watermark interrupt to INT2 pin

INT2\_FULL: 1, map FIFO full interrupt to INT2 pin 0, not map FIFO full interrupt to INT2 pin

INT2\_DATA: 1, map data ready interrupt to INT2 pin

0, not map data ready interrupt to INT2 pin

INT2\_LOW: 1, map low-g interrupt to INT2 pin

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	29 / 34
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------



Rev: C

INT2\_HIGH:

0, not map low-g interrupt to INT2 pin 1, map high-g interrupt to INT2 pin

0, not map high-g interrupt to INT2 pin

Register 0x20 (INTPIN\_CFG)

Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 R/W Default INT1 OD INT2 OD INT2 I VI RW INT1 0x05

INT2\_OD:

1, open-drain for INT2 pin

INT2\_LVL:

0, push-pull for INT2 pin 1, logic high as active level for INT2 pin 0, logic low as active level for INT2 pin

INT1\_OD:

1, open-drain for INT1 pin 0, push-pull for INT1 pin

INT1\_LVL:

1, logic high as active level for INT1 pin 0, logic low as active level for INT1 pin

Register 0x21 (INT CFG)

r togiotor ox	(0. 0)	1							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
INT_RD_	SHADOW	INT_PUL					LATCH_I	RW	0x00
CLR	DIS	SF					NT		

INT\_RD\_CLR:

1, clear all the interrupts in latched-mode, when any read operation to this device

0, clear all the interrupts, only when read the register INT\_STAT (0x0A~0x0B), no matter the interrupts in latched-mode, or in

non-latched-mode

SHADOW\_DIS:

1, disable the shadowing function for the acceleration data

0, enable the shadowing function for the acceleration data. When shadowing is enabled, the MSB of the acceleration data is locked, when corresponding LSB of the data is reading. This can ensure the integrity of the acceleration data during the reading.

The MSB will be unlocked when the MSB is read.

INT\_PULSE:

1, data ready interrupt is kept until next conversion starts, in power cycling

0, pulse of data ready interrupt is fixed to be 128us

LATCH\_INT:

1, interrupt is in latch mode 0, interrupt is in non-latch mode

Register 0x22 (LOW\_HIGH\_G\_0)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
LOW_DUR	<7:0>							RW	0x09

LOW\_DUR<7:0>:

low-g interrupt triggered delay, the actual time is (LOW\_DUR<7:0>+1)\*2ms; the default delay time is 20ms

Register 0x23 (LOW\_HIGH\_G\_1)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
LOW_TH<7	':0>							RW	0x30
LOW_TH<7	LOW_TH<7:0>: low-g interrupt threshold, the actual g value is (LOW_TH<7:0>)*7.8mg; the default value is 375mg								

Register 0x24 (LOW HIGH G 2)

. togioto.	374E : (2011_::::	<u> </u>							
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
HIGH_HYST<1:0>					LOW_MO	LOW_HYST	T<1:0>	RW	0x81
					DF				

HIGH\_HYST<1:0>:

hysteresis of high-g interrupt, the actual g value is (HIGH\_HYST<1:0>)\*125mg(2g range), (HIGH\_HYST<1:0>)\*250mg

(4g range),(HIGH\_HYST<1:0>)\*500mg(8g range)

LOW\_MODE:

low-g interrupt mode

1: sum mode0: single-axis mode,

LOW\_HYST<1:0>:

hysteresis of low-g interrupt, the actual g value is (LOW\_HYST<1:0>)\*125mg, independent of the selected g range

Register 0x25 (LOW\_HIGH\_G\_3)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W		Default
HIGH_D	UR<7:0>							RW		0x0F
HIGH D	I IR∠7·∩⋋·	high-g interrupt	tringered del	av the actual	time is (HIGH	DI IR ~ 7:0 ~ ±	1)*2ms: the d	ofault	delay t	tima is 32ms

Thori\_bot(<7.0>. Thigh-g interrupt triggered delay, the actual time is (Th

Register 0x26 (LOW\_HIGH\_G\_4)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
HIGH_TH<7	7:0>							RW	0xC0

HIGH\_TH<7:0>:

high-g interrupt threshold, the actual g value is (HIGH\_TH<7:0>)\*7.8mg(2g range), (HIGH\_TH<7:0>)\*15.6mg(4g range), (HIGH\_TH<7:0>)\*31.2mg(8g range)

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.	30 / 34
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------



Rev: C

Register 0x27 (OS\_CUST\_X)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
OS_CUST_	X<7:0>							RW	0x00

OS\_CUST\_X<7:0>: offset calibration of X axis for user, the LSB depends on full-scale of the device which is 3.9mg in 2g range, 7.8mg in 4g range, 15.6mg in 8g range

Register 0x28 (OS\_CUST\_Y)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
OS_CUST_	Y<7:0>							RW	0x00

OS\_CUST\_Y<7:0>: offset calibration of Y axis for user, the LSB depends on full-scale of the device which is 3.9mg in 2g range, 7.8mg in 4g range, 15.6mg in 8g range

Register 0x29 (OS CUST Z)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
OS CUST Z<7:0>					RW	0x00			

OS\_CUST\_Z<7:0>: offset calibration of Z axis for user, the LSB depends on full-scale of the device which is 3.9mg in 2g range, 7.8mg in 4g range, 15.6mg in 8g range

Register 0x2a (TAP\_CONF0)

	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
ı	TAP_QUI	TAP_SH			TAP_DUR<2:0>			RW	0x04	
	FT	OCK								

TAP\_QUIET: tap quiet time, 1: 30ms, 0: 20ms TAP\_SHOCK: tap shock time, 1: 50ms, 0: 75ms

TAP\_DUR<2:0>: the time window of the second tap event for double tap

TAP_DUR<2:0>	Duration of TAP_DUR
000	50ms
001	100ms
010	150ms
011	200ms
100	250ms
101	375ms
110	500ms
111	700ms


Register 0x2b (TAP\_CONF1)

TAP_TH<4:0>							RW	0x00	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default


TAP\_TH<4:0>: threshold of single/double tap interrupt, the actual g value is TAP\_TH<4:0>\*62.5mg (2g range), TAP\_TH<4:0>\*125mg(4g range), TAP\_TH<4:0>\*250mg(8g range)

Register 0x2c (4D6D\_CONF0)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
UD Z TH<7:0>								RW	0x00



Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 R/W Default



FIFO\_MODE<1:0> FIFO\_CH<
FIFO\_MODE<1:0>: FIFO\_MODE defines FIFO mode of the device. Settings as following

FIFO\_MODE<1:0> Mode

FIFO\_CH<1:0>: FIFO\_CH defines which channel data be stored in FIFO buffer. Setting as following

11, only z axis data be stored in FIFO buffer 10, only y axis data be stored in FIFO buffer 01, only x axis data be stored in FIFO buffer 00, all axes data be stored in FIFO buffer

Register 0x3f (FIFO\_DATA)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Default
FIFO DATA							R	0x00	

FIFO\_DATA: FIFO read out data. User can read out FIFO data through this register. Data format depends on the setting of FIFO\_CH (0x3e<1:0>).


When the FIFO data is the LSB part of acceleration data, and if FIFO is empty, then FIFO\_DATA<0> is 0. Otherwise if FIFO is not empty and the data is effective, FIFO\_DATA<0> is 1 when reading LSB of acceleration.



Rev: C

#### ORDERING INFORMATION

Ordering Number	Temperature Range	Package	Packaging
QMA6981-TR	-40 ~85	LGA-12	Tape and Reel: 5k pieces/reel



#### **FIND OUT MORE**

For more information on QST's Accelerometer Sensors contact us at 86-21-50497300.

The application circuits herein constitute typical usage and interface of QST product. QST does not provide warranty or assume liability of customer-designed circuits derived from this description or depiction.

QST reserves the right to make changes to improve reliability, function or design. QST does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

ISO9001: 2008

China Patents 201510000399.8, 201510000425.7, 201310426346.3, 201310426677.7, 201310426729.0, 201210585811.3 and 201210553014.7 apply to the technology described.

QST First Floor, Building No.2, Chengbei Road 235, Shanghai Tel: 86-21-69517300



Document # 13-52-03 Rev C QST Corporation